MJ15015 and MJ15016 are Preferred Devices

Complementary Silicon High-Power Transistors

These PowerBase[™] complementary transistors are designed for high power audio, stepping motor and other linear applications. These devices can also be used in power switching circuits such as relay or solenoid drivers, dc–to–dc converters, inverters, or for inductive loads requiring higher safe operating area than the 2N3055.

Features

- Current–Gain Bandwidth–Product @ $I_C = 1.0$ Adc $f_T = 0.8$ MHz (Min) NPN = 2.2 MHz (Min) PNP
- Safe Operating Area Rated to 60 V and 120 V, Respectively
- Pb-Free Packages are Available*

MAXIMUM RATINGS (Note 1)

Rating	Symbol	Value	Unit
Collector–Emitter Voltage 2N3055A MJ15015, MJ15016	V _{CEO}	60 120	Vdc
Collector-Base Voltage 2N3055A MJ15015, MJ15016	V _{CBO}	100 200	Vdc
Collector–Emitter Voltage Base Reversed Biased 2N3055A MJ15015, MJ15016	V _{CEV}	100 200	Vdc
Emitter-Base Voltage	V _{EBO}	7.0	Vdc
Collector Current - Continuous	I _C	15	Adc
Base Current	Ι _Β	7.0	Adc
Total Device Dissipation @ T _C = 25°C Derate above 25°C 2N3055A	P _D	115 0.65	W W/°C
Total Device Dissipation @ T _C = 25°C Derate above 25°C MJ15015, MJ15016		180 1.03	
Operating and Storage Junction Temperature Range	T _J , T _{stg}	-65 to +200	°C

THERMAL CHARACTERISTICS

Characteristics	Symbol	Max	Max	Unit
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	1.52	0.98	°C/W

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Indicates JEDEC Registered Data. (2N3055A)

*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.



ON Semiconductor®

http://onsemi.com

15 AMPERE COMPLEMENTARY SILICON POWER TRANSISTORS 60, 120 VOLTS – 115, 180 WATTS



TO-204AA (TO-3) CASE 1-07 STYLE 1

MARKING DIAGRAMS





2N3055A = Device CodeMJ1501x = Device Code

x = 5 or 6

G = Pb-Free Package A = Assembly Location

Y = Year WW = Work Week MEX = Country of Origin

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

Preferred devices are recommended choices for future use and best overall value.

April, 2006 - Rev. 6

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic		Symbol	Min	Max	Unit
OFF CHARACTERISTICS (Note 2)	,				•
Collector–Emitter Sustaining Voltage (Note 3) (I _C = 200 mAdc, I _B = 0)	2N3055A MJ15015, MJ15016	V _{CEO(sus)}	60 120	_ _	Vdc
Collector Cutoff Current $(V_{CE} = 30 \text{ Vdc}, V_{BE(off)} = 0 \text{ Vdc})$ $(V_{CE} = 60 \text{ Vdc}, V_{BE(off)} = 0 \text{ Vdc})$	2N3055A MJ15015, MJ15016	I _{CEO}	- -	0.7 0.1	mAdc
Collector Cutoff Current (Note 3) $(V_{CEV} = Rated Value, V_{BE(off)} = 1.5 Vdc)$	2N3055A MJ15015, MJ15016	I _{CEV}	-	5.0 1.0	mAdc
Collector Cutoff Current (V_{CEV} = Rated Value, $V_{BE(off)}$ = 1.5 Vdc, T_C = 150°C)	2N3055A MJ15015, MJ15016	I _{CEV}	- -	30 6.0	mAdc
Emitter Cutoff Current (V _{EB} = 7.0 Vdc, I _C = 0)	2N3055A MJ15015, MJ15016	I _{EBO}	-	5.0 0.2	mAdc
SECOND BREAKDOWN (Note 3)					
Second Breakdown Collector Current with Base (t = 0.5 s non-repetitive) (V _{CE} = 60 Vdc)	Forward Biased 2N3055A MJ15015, MJ15016	I _{S/b}	1.95 3.0		Adc
ON CHARACTERISTICS (Note 2 and 3)	1			1	I
DC Current Gain $(I_C = 4.0 \text{ Adc}, V_{CE} = 2.0 \text{ Vdc})$ $(I_C = 4.0 \text{ Adc}, V_{CE} = 4.0 \text{ Vdc})$ $(I_C = 10 \text{ Adc}, V_{CE} = 4.0 \text{ Vdc})$		h _{FE}	10 20 5.0	70 70 –	_
Collector–Emitter Saturation Voltage ($I_C = 4.0$ Adc, $I_B = 400$ mAdc) ($I_C = 10$ Adc, $I_B = 3.3$ Adc) ($I_C = 15$ Adc, $I_B = 7.0$ Adc)		V _{CE(sat)}	- - -	1.1 3.0 5.0	Vdc
Base–Emitter On Voltage ($I_C = 4.0 \text{ Adc}$, $V_{CE} = 4.0 \text{ Vdc}$)		V _{BE(on)}	0.7	1.8	Vdc
DYNAMIC CHARACTERISTICS (Note 3)	·				•
		f _T	0.8 2.2	6.0 18	MHz
Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f = 1.0 MHz)		C _{ob}	60	600	pF
SWITCHING CHARACTERISTICS (2N3055A on	y) (Note 3)				
RESISTIVE LOAD					
Delay Time		t _d	-	0.5	μS
Rise Time	$(V_{CC} = 30 \text{ Vdc}, I_{C} = 4.0 \text{ Adc}, I_{B_1} = I_{B_2} = 0.4 \text{ Adc},$	t _r	-	4.0	μS
Storage Time	$t_p = 25 \mu s \text{ Duty Cycle } \le 2\%$	t _s	-	3.0	μS
Fall Time]	t _f	_	6.0	μS

^{2.} Pulse Test: Pulse Width = 300 μ s, Duty Cycle \leq 2%.

^{3.} Indicates JEDEC Registered Data. (2N3055A)




Figure 1. Power Derating




Figure 2. DC Current Gain




Figure 3. Collector Saturation Region




Figure 4. "On" Voltages





Figure 5. Current-Gain — Bandwidth Product



 V_{CC} = 30 V5 $I_C/I_B = 10$ $T_J = 25^{\circ}C$ 3 2 t, TIME (µs) 1 0.7 0.5 0.3 0.2 0.1 0.2 0.3 10 0.5 0.7 IC, COLLECTOR CURRENT (AMP)

Figure 6. Switching Times Test Circuit (Circuit shown is for NPN)

Figure 7. Turn-On Time




Figure 8. Turn-Off Times




Figure 9. Capacitances

COLLECTOR CUT-OFF REGION




Figure 12. Forward Bias Safe Operating Area 2N3055A

Figure 13. Forward Bias Safe Operating Area MJ15015, MJ15016

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe Operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.


The data of Figures 12 and 13 is based on $T_C = 25^{\circ}C$; $T_{J(pk)}$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated for temperature according to Figure 1.

ORDERING INFORMATION

Device	Package	Shipping		
2N3055A	TO-204			
2N3055AG	TO-204 (Pb-Free)	100 Units / Tray		
MJ15015	TO-204			
MJ15015G	TO-204 (Pb-Free)	400 Heire / Trans		
MJ15016	TO-204	100 Units / Tray		
MJ15016G	TO-204 (Pb-Free)			

PACKAGE DIMENSIONS

TO-204 (TO-3)CASE 1-07
ISSUE Z



NOTES

- DIMENSIONING AND TOLERANCING PER ANSI
 Y14.5M, 1982.
- 2. CONTROLLING DIMENSION: INCH.
- 3. ALL RULES AND NOTES ASSOCIATED WITH REFERENCED TO-204AA OUTLINE SHALL APPLY.

	INCHES		MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	1.550 REF		39.37 REF		
В		1.050		26.67	
С	0.250	0.335	6.35	8.51	
D	0.038	0.043	0.97	1.09	
Е	0.055	0.070	1.40	1.77	
G	0.430 BSC		10.92 BSC		
Н	0.215 BSC		5.46 BSC		
K	0.440	0.480	11.18	12.19	
L	0.665	BSC	16.89	16.89 BSC	
N		0.830		21.08	
Q	0.151	0.165	3.84	4.19	
U	1.187 BSC		30.15 BSC		
٧	0.131	0.188	3.33	4.77	

STYLE 1: PIN 1. BASE 2. EMITTER CASE: COLLECTOR

PowerBase is a trademark of Semiconductor Components Industries, LLC.

ON Semiconductor and the registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082–1312 USA Phone: 480–829–7710 or 800–344–3860 Toll Free USA/Canada Fax: 480–829–7709 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.

2N3055A/D