



Shantou Huashan Electronic Devices Co.,Ltd.

NPN SILICON TRANSISTOR


KSH13009H**HIGH VOLTAGE SWITCH MODE APPLICATIONS**

High Speed Switching

Suitable for Switching Regulator and Monitor Control

ABSOLUTE MAXIMUM RATINGS (T_a=25)

T _{stg}	Storage Temperature.....	-55~150
T _j	Junction Temperature.....	150
P _c	Collector Dissipation(T _c =25).....	130W
V _{CBO}	Collector-Base Voltage.....	700V
V _{CEO}	Collector-Emitter Voltage.....	400V
V _{EBO}	Emitter-Base Voltage.....	9V
I _c	Collector Current (DC)	12A
I _b	Base Current.....	6A

**ELECTRICAL CHARACTERISTICS (T_a=25)**

Symbol	Characteristics	Min	Typ	Max	Unit	Test Conditions
BVCEO	Collector-Emitter Breakdown Voltage	400			V	I _C =10mA, I _B =0
I _{EBO}	Emitter-Base Cut-off Current			1	mA	V _{EB} =9V, I _C =0
H _{FE} (1)	DC Current Gain	8		40		V _{CE} =5V, I _C =5A
H _{FE} (2)		6		30		V _{CE} =5V, I _C =8A
V _{CE(sat1)}	Collector- Emitter Saturation Voltage			1	V	I _C =5A, I _B =1A
V _{CE(sat2)}				1.5	V	I _C =8A, I _B =1.6A
V _{CE(sat3)}				3	V	I _C =12A, I _B =3A
V _{BE(sat1)}	Base-Emitter Saturation Voltage			1.2	V	I _C =5A, I _B =1A
V _{BE(sat2)}				1.6	V	I _C =8A, I _B =1.6A
C _{ob}	Output Capacitance		180		pF	V _{CB} =10V,f=0.1MHz
f _r	Current Gain-Bandwidth Product	4			MHz	V _{CE} =10V,I _C =0.5A
t _{ON}	Turn On Time			1.1	μ s	V _{CC} =125V, I _C =8A,
t _{TSG}	Storage Time			3.0	μ s	I _{B1} =1.6A,I _{B2} =-1.6A
t _F	Fall Time			0.7	μ s	RL=15.6



Shantou Huashan Electronic Devices Co.,Ltd.

NPN SILICON TRANSISTOR

KSH13009H




Figure 1. DC current Gain




Figure 2. Base-Emitter Saturation Voltage
Collector-Emitter Saturation Voltage




Figure 3. Collector Output Capacitance




Figure 4. Turn On Time




Figure 5. Turn Off Time




Figure 6. Forward Bias Safe Operating Area



Shantou Huashan Electronic Devices Co.,Ltd.

NPN SILICON TRANSISTOR

KSH13009H




Figure 7. Reverse Bias Safe Operating Area




Figure 8. Power Derating