

Data sheet acquired from Harris Semiconductor SCHS030

# CMOS Ripple-Carry Binary Counter/Dividers

High-Voltage Types (20-Volt Rating)

CD4020B — 14 Stage CD4024B — 7 Stage CD4040B — 12 Stage

■ CD4020B, CD4024B, and CD4040B are ripple-carry binary counters. All counter stages are master-slave flip-flops. The state of a counter advances one count on the negative transition of each input pulse; a high level on the RESET line resets the counter to its all zeros state. Schmitt trigger action on the input-pulse line permits unlimited rise and fall times. All inputs and outputs are buffered.

The CD4020B and CD4040B types are supplied in 16-lead hermetic dual-in-line ceramic packages (D and F suffixes), 16-lead dual-in-line plastic packages (E suffix), 16-lead ceramic flat packages (K suffix), and in chip form (H suffix).

The CD4024B types are supplied in 14-lead hermetic dual-in-line ceramic packages (D and F suffixes), 14-lead dual-in-line plastic packages (E suffix), and in chip form (H suffix).

#### Features:

- Medium-speed operation
- Fully static operation
- Buffered inputs and outputs
- 100% tested for quiescent current at 20 V
- Standardized, symmetrical output characteristics
- Fully static operation
- Common reset
- 5-V, 10-V, and 15-V parametric ratings
- Maximum input current of 1 μA at 18 V over full package-temperature range;
   100 nA at 18 V and 25°C
- Noise margin (over full package-tempera-

ture range):

1 V at V<sub>DD</sub> = 5 V


2 V at V<sub>DD</sub> = 10 V

2.5 V at V<sub>DD</sub> = 15 V


 Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"


#### Applications:

- **■** Control counters
- Frequency dividers
- **■** Timers
- Time-delay circuits





CD4020B, CD4024B, CD4040B Types





#### **TERMINAL ASSIGNMENTS**





## CD4020B, CD4024B, CD4040B Types

# RECOMMENDED OPERATING CONDITIONS at $T_A = 25^{\circ}C$ , Unless Otherwise Specified

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC		V <sub>DD</sub>	Min.	Max.	UNITS
Supply Voltage Range (at T <sub>A</sub> = Ful Temperature Range)		3	18	· v	
Input-Pulse Frequency,	fφ	5 10 15	- - -	3.5 8 12	MHz
Input-Pulse Width,	t <sub>W</sub>	5 10 15	140 60 40	- <del>-</del>	ns
Input-Pulse Rise or Fall Time,	t <sub>rφ</sub> , t <sub>fφ</sub>	5 10 15	Unlimited		μs
Reset Pulse Width,	₹W	5 10 15	200 80 60	_	ns
Reset Removal Time,	<sup>t</sup> REM	5 10 15	350 150 100	- - -	ns




Fig. 1 - Logic diagram for CD40208.




Fig. 2 - Logic diagram for CD4024B.




Fig. 3 - Logic diagram for CD4040B.




Fig. 4 - Detail of typical flip-flop stage.




Fig. 5 — Typical output low (sink) current characteristics.




Fig. 6 — Minimum output low (sink) current characteristics.




Fig. 7 — Typical output high (source) current characteristics,

# CD4020B, CD4024B, CD4040B Types

### STATIC ELECTRICAL CHARACTERISTICS

-				1		* 1		,			
CHARACTER-	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)							
ISTIC	Vo	VIN	$V_{DD}$				+25			UNITS	
	(V)	(V)	(V)	-55	<b>-40</b>	+85	+125	Min.	Тур.	Мах.	
Quiescent Device Current, IDD Max.		0,5	5	5	5	150	150	<u> </u>	0.04	5	μΑ
		0,10	10	10	10	300	300	_	0.04	10	
		0,15	15	20	20	600	600	-	0.04	20	
	-	0,20	20	100	100	3000	3000	-	0.08	100	
Output Low (Sink) Current IOL Min.	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1.	-	
	0.5	0,10	10	1.6	1,5	-1.1	0.9	1.3	2.6		
	1.5	0,15	15.	4.2	4	2.8	2.4	34	6.8	- ;	
Output High (Source) Current, 10H Min.	4.6	0,5	. 5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	-	mA
	2.5	0,5	. 5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	-	
	9.5	0,10	10	-1.6	-1:5	-1.1	-0.9	-1.3	-2.6	_	
	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	-	
Output Voltage:		0,5	5	0.05				-	0	0.05	
Low-Level, VOL Max.	_	0,10	10	0,05				_	0	0.05	V
AOL Max.	-	0,15	15	0.05					0	0.05	
Output Voltage: High-Level, VOH Min.	_	0,5	5	4.95				4.95	5	-	
		0,10	10	9.95				9.95	10		
	_	0,15	15	14.95				14.95	15	_	
Input Low Voltage, VIL Max.	0.5, 4.5	-	5	1.5				-	_	1.5	
	1, 9	: 1	10	3				-	_	3	}
	1.5,13.5	_	15	4				_	_	4	
Input High Voltage, VIH Min.	0.5, 4.5	_	5	3.5				3.5	_		٧
	1, 9	-	10	7				7			
	1.5,13.5		15	11				11		_	
Input Current IJN Max.	-	0,18	18	±0.1	±0.1	±1	±1	-	±10-5	±0.1	μА




Fig. 8 – Minimum output high (source) current characteristics.






Fig. 9 — Typical transition time as a function of load capacitance.



Dimensions and Ped Layout for CD4020BH. Dimensions and ped layout for CD4040BH are identical.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10<sup>-3</sup> inch).



Dimensions and Pad Layout for CD4024BH.

# CD4020B, CD4024B, CD4040B Types

# DYNAMIC ELECTRICAL CHARACTERISTICS at T\_A = 25°C, Input t\_r, t\_f = 20 ns, C\_L = 50 pF, R\_L = 200 k $\Omega$

				LIMITS			
CHARACTERISTIC	TEST CONDITIONS	V <sub>DD</sub> (V)	Min.	Тур.	Max.	UNITS	
Input-Pulse Operation					<u> </u>		
Propagation Delay Time, $\phi$ to $Q_1$ Out; tpHL, tpLH		. 5	_	180	360		
		10		80	160	ns	
		15	_	65	130		
0 4 0 14		_ 5	_	100	330	ns	
Q <sub>n</sub> to Q <sub>n</sub> + 1; <sup>t</sup> PHL <sup>, t</sup> PLH		10		40	80		
		15	_	30	60	1	
Transition Time, <sup>t</sup> THL <sup>, t</sup> TLH		5	-	100	200		
		10	-	50	100	ns	
		15	_	40	80		
Minimum Input-Pulse		5		70	140		
Width, tw		10	-	30	60	ns	
widti, tw		15	-	20	40		
		5		-			
Input-Pulse Rise or Fall		10	Unlimited			μs	
Time, t <sub>rø</sub> , t <sub>fø</sub>		15	1				
Maximum Input-Pulse Frequency, $f_{\phi}$		5	3.5	7	_	MHz	
		10	8	16	-		
		15	12	24	-	l	
Input Capacitance, C <sub>1</sub>	Any Input		_	5	7.5	pF	
Reset Operation							
Propagation Delay Time, tp <sub>HL</sub>		- 5	_	140	280		
		10	-	60	120	ns	
		15		50	100	]	
Minimum Reset Pulse Width, t <sub>W</sub>		5		100	200		
		10	_	40	80	ns	
		15		30	60		
Reset Removal Time,		5		175	350		
tREM		10	_	75	150	ns	
HEM		15	-	50	100		




Fig. 10 — Typical propagation delay time as a function of load capacitance  $(\phi \text{ to } Q_1)$ .




Fig. 11 — Typical dynamic power dissipation as a function of input pulse frequency for CD4020B.




Fig. 12 – Dynamic power dissipation test circuit for CD4020B.




Fig. 13 – Quiescent device current test circuit.




Fig.  $14 - Input \ voltage \ test \ circuits.$ 




Fig. 15 - Input current test circuit.

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated