


Description

The KA7500 incorporate on a single monolithic chip all the functions required in the construction of a pulse-width-modulation control circuit. Designed primarily for power supply control, these devices offer the systems engineer the flexibility to tailor the power supply control circuitry to his application. The KA7500 contains an error amplifier, an on-chip adjustable oscillator, a dead-time control comparator, pulse-steering control flip-flop, a 5-volt, 1% precision regulator, and output-control circuits. The error amplifier exhibits a common-mode voltage range from -0.3 volts to $V_{CC} - 2$ volts. The dead time control comparator has a fixed offset that provides approximately 5% dead time when externally altered. The on-chip oscillator may be bypassed by terminating RT (pin 6) to the reference output and providing a sawtooth input to Ct (pin 5), or it may be used to drive the common circuits in synchronous multiple-rail power supplies. The uncommitted output transistors provide either common-emitter or emitter-follower output capability. Each device provides for push-pull or single-ended output operation, which may be selected through the output-control function. The architecture of these devices prohibits the possibility of either output being pulsed twice during push-pull operation.


Features

- Complete PWM Power Control Circuitry
- Uncommitted Outputs for 200 mA sink or Source Current
- Output control Selects Single-Ended or Push-Pull operation
- Internal Circuitry Prohibits Double Pulse at Either output
- Variable Dead-Time Provides Control over Total Range Internal
- Regulator Provides a Stable 5-V Reference supply, 1% Circuit
- Architecture Allows Easy Synchronization



DIP - 16

Block Diagram



Package

Absolute Maximum Ratings

Over Operating Free-air Temperature Range (Unless Otherwise

Rating	Value	Unit
Supply voltage ,Vcc	41	V
Amplifier input voltage	Vcc+0.3	
Collector output voltage	41	
Collector output current	250	mA
Operating free-air temperature range	0 to 70	° C
Storage temperature range	-65 to 150	
Lead temperature 1,6 mm from case for 10 seconds	260	

Recommended Operating Conditions

Parameter	Value		Unit
	MIN	MAX	
Supply voltage ,Vcc	7	40	V
Amplifier input voltage ,Vi	-0.3	Vcc-2	
Collector output voltage ,Vo		40	
Collector output current (each transistor)		200	mA
Current into feedback terminal		0.3	
Timing capacitor ,CT	0.0047	10	μF
Timing resistor ,RT	1.8	500	kΩ
Oscillator frequency	1	200	kHz
Operating free-air temperature ,TA	0	70	° C

Electrical Characteristics

Over Operating Free-air Temperature Range,Vcc=15V,f=10kHz (Unless Otherwise Noted)

Parameter	Test conditions	Value			Unit
		MIN	TYP**	MAX	
Output voltage(Vref)	Io=1mA	4.9	5	5.1	V
	Io=1mA,TA=25° C****	4.95	5	5.05	
Line regulation	Vcc=7V to 40V		2	25	mV
Load regulation	Io=1Ma to 10mA		1	15	
Short-circuit output current***	Vref=0	10	35	50	mA

Oscillator section (See Figure 1)

Parameter	Test conditions*	Value			Unit
		MIN	TYP**	MAX	
Frequency	$C_T=0.01\mu F, R_T=12K\Omega, T_A=25^\circ C$	9.2	10	10.8	kHz
Frequency	$C_T=0.01\mu F, R_T=12K\Omega$	9.0	-	12	
Frequency change with temperature *****	$C_T=0.01\mu F, R_T=12K\Omega$ $\Delta T_A=MIN TO MAX$			2	

Amplifier section (See Figure 2)

Parameter	Test conditions	Value			Unit
		MIN	TYP*	MAX	
Input offset voltage	$V_O(\text{pin } 3)=2.5V$		2	10	mV
Input offset current	$V_O(\text{pin } 3)=2.5V$		25	250	nA
Input bias current	$V_O(\text{pin } 3)=2.5V$		0.2	1	μA
Common-mode input voltage range	$V_{CC}=7V \text{ to } 40V$	-0.3 to $V_{CC}-2$			V
Open-loop voltage amplification	$\Delta V_O=3V, R_L=2K\Omega,$	70	95		dB
Unity-gain bandwidth			650		kHz

Output Section

Parameter		Test conditions	Value			Unit
			MIN	TYP**	MAX	
Collector off-state current		$V_{CE}=40V, C_{CC}=40V$		2	100	μA
Emitter off-state current		$V_{CC}=V_C=40V, V_E=0$			-100	
Collector-emitter saturation voltage	Common-emitter	$V_E=0, I_C=200mA$		1.1	1.3	V
	Emitter-follower	$V_C=15V, I_E=200mA$		1.5	2.5	
Output control input current		$V_I=V_{ref}$			3.5	mA

Dead -Time Control - Section(See Figure

Parameter	Test conditions	Value			Unit
		MIN	TYP**	MAX	
Input bias current (pin 4)	$V_I=0 \text{ to } 5.25V$		-2	-10	μA
Maximum duty cycle, each output	$V_I(\text{pin } 4)=0, O.C.=V_{ref}$	45			%
Input threshold voltage (pin 4)	Zero duty cycle		3	3.3	V
	Maximum duty cycle	0			

P M Comparator Section(See Figure 1)

Parameter	Test conditions	Value			Unit
		MIN	TYP**	MAX	
Input threshold voltage(pin 3)	Zero duty cycle		4	4.5	V
Input sink current (pin 3)	$V(\text{pin } 3)=0.7V$	0.3	0.7		mA

Total Device

Parameter	Test conditions	Value			Unit
		MIN	TYP**	MAX	
Standby supply current	Pin 6 at Vref Vcc=15V		6	10	mA

Switching Characteristics, T 25°C

Parameter	Test conditions	Value			Unit
		MIN	TYP**	MAX	
Output voltage rise time	Common-emitter configuration, See figure 3		100	200	ns
Output voltage fall time			25	100	
Output voltage rise time	Emitter-follower configuration. See Figure 4		100	200	
Output voltage fall time			25	100	

*For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.


**All typical values except for parameter changes with temperature are at TA=25° C

***Duration of the short-circuit should not exceed one second

****This is guaranteed where the marking code on the package surface is “A”

*****Temperature coefficient of timing capacitor and timing resistor not taken into account.

Parameter Measurement Information






Figure 1. Operational test circuit and waveforms




Figure 2. Amplifier characteristics




Figure 3. Common - emitter configuration




Figure 4. Emitter - follower configuration

Ordering Information

ORDERING NUMBER	PACKAGE	MARKING
KA7500	DIP-16	KA7500

Address : 北京市海淀区永定路 88 号长银大厦 6A06--6A07

Rm 6A07, Changyin Office Building, No.88, Yong Ding Road, Hai Dian District, Beijing

Postalcode: 100039

Tel: 86-010-58895780 / 81 / 82 / 83 / 84 Fax : 010-58895793

Http://www.estek.com.cn

Email: sales@estek.com.cn

REV No:01-060816