# RENESAS

# **HA13173H** Multiple Voltage Regulator for Car Audio

REJ03F0226-0100 Rev.1.00 Jan 16, 2007

# Description

The HA13173H is a multiple voltage regulator for car audio system. This IC has 5.0 V output for a microcontroller, 3.3 V output for a Digital Signal Processor, 8.0 V output for CD driver, 8.4 V output for audio control, 8.4 V output for illuminations, and high side switch output for external output.

The HA13173H also has FREG that is possible to control external PNP transistor. It is adjustable output voltage by changing an external resistor.

## **Functions**

- Standby current is 100 µA max.
- The Vdd output for microcontroller has backup function, by independent power supply line.
- Low saturation output (PNP output) used for audio output.
- Output current limit circuit to avoid device destruction caused by shorted output, etc.
- High surge input protector against VB and VBUP.
- Built in a thermal shutdown circuit to prevent against the thermal destruction.
- The package is PRSS0015DA-C (SP-15TGV).




# **Pin Description**

| Pin |           |                                    | Protection |        |           |           |  |
|-----|-----------|------------------------------------|------------|--------|-----------|-----------|--|
| No. | Pin Name  | Specification                      | Normal     | TSD ON | VB = 24 V | VB = 50 V |  |
| 1   | GND       | Ground                             | —          | —      | —         | —         |  |
| 2   | FREG_B    | External transistor bias operation | On/Off     | On/Off | Off       | Off       |  |
| 3   | FREG_F    | FREG feed back terminal            | On/Off     | On/Off | Off       | Off       |  |
| 4   | ILM OUT   | 8.4 V output for ILM/500 mA max    | On/Off     | Off    | Off       | Off       |  |
| 5   | CTL4      | FREG control terminal              | —          | —      | —         | —         |  |
| 6   | CD OUT    | 8.0 V output for CD/1.3 A max      | On/Off     | Off    | Off       | Off       |  |
| 7   | DSP OUT   | 3.3 V output for DSP/250 mA max    | On/Off     | Off    | Off       | Off       |  |
| 8   | VB        | Battery                            | —          | —      | —         | —         |  |
| 9   | CTL3      | ILM control terminal               | —          | —      | —         | —         |  |
| 10  | AUDIO OUT | 8.4 V output for AUDIO/500 mA max  | On/Off     | Off    | Off       | Off       |  |
| 11  | CTL1      | DSP, CD, AUDIO control terminal    | —          | —      | —         | —         |  |
| 12  | EXT OUT   | High side output/600 mA max        | On/Off     | Off    | Off       | Off       |  |
| 13  | CTL2      | EXT control terminal               | —          | —      | —         | —         |  |
| 14  | VDD OUT   | 5.0 V output for microcontroller   | On         | On     | On        | Off       |  |
| 15  | VBUP      | Back up                            | —          | —      | —         | —         |  |




# **Equivalent Circuit**






# **Timing Chart**



Rev.1.00 Jan 16, 2007 page 4 of 23

RENESAS

# **Block Diagram**





# **External Parts Lineup**

| Parts                                   |  | Range of   |  | erent Value from the<br>mmended Value  |  |
|---|--|--|--|--|--|
| No.                                     | Function   | Recommended  | More than the Range  | Less than the Range  |  |
| C1                                      | Bypass capacitor   | Upper 100 μF   | _  | Unstable<br>Lower ripple rejection<br>ratio  |  |
| C2                                      | To prevent oscillation   | 0.1 μF   | Stability improve  | Unstable   |  |
| CBUP                                    | B backup capacitor   | 0.1 to 1000 μF   | Backup time becomes long   | Unstable   |  |
| CCD<br>CILM                             | To prevent oscillation   | 0.1 to 1000 μF   | Unconfirmed  | Unstable   |  |
| CVDD<br>CDSP<br>CAUDIO<br>CFREG<br>CEXT | To prevent oscillation   | 0.1 to 470 μF  | Unconfirmed  | Unstable   |  |
| DBUP                                    |  | $IF \ge 200 \text{ mA}$  | Be careful of the maxim  | ium rating   |  |
| DEXT1<br>DEXT2                          | Protection against mistake in joining.<br>Terminal protection for short circuit to<br>+B when VCC terminal is open and<br>for short circuit to GND when GND<br>terminal is open.<br>We recommend Schottky barrier<br>diodes. | IF≥1A  | _  | Be careful of the<br>maximum rating. The<br>ability to protect<br>terminal lower. And<br>there is some<br>possibility of<br>destruction. |  |
| RFREG1<br>RFREG2                        | Output voltage = (1 +<br>RFREG1/RFREG2) × 1.26 V   | 100 to 10 kΩ   | Unstable   | Loss of current<br>increases   |  |
| GFREG3                                  | Resistance for limiting base current of<br>PNP transistor  | Choose resistance by a required output current value and hFE of PNP transistor |  |  |  |
| QFREG                                   | Output PNP transistor for FREG (We recommend Renesas 2SB857.)  | hFE = 50 to 200  | Choose resistance by a required output current value and hFE of PNP transistor |  |  |
|   |  |  | Unstable   | Lower output current capability  |  |

Notes: 1. We recommend Polyester film capacitor. To improve stability, take notes of the below precautions.

- (1) Use capacitor that is temperature independent.
- (2) Use capacitor that is bias voltage independent.
- (3) In order to bypass high frequency noise efficiently, mount the capacitor as close as possible to the VCC and GND of IC to eliminate PCB pattern inductance.
- 2. For using of the lower limit of recommended value, take notes of the below precautions.
  - (1) Use capacitor that is temperature independent.
  - (2) Use capacitor that is bias voltage independent.
  - (3) To eliminate PCB pattern inductance mount the capacitor as close as possible to the output pin and GND of IC.
- 3. To improve stability, take notes of the below precautions.
  - (1) Use capacitor that is temperature independent.
  - (2) Use capacitor that is bias voltage independent.
  - (3) ESR needs to be less than 10  $\Omega$  in all the temperature ranges to be used.
  - (4) To eliminate PCB pattern inductance mount the capacitor as close as possible to the output pin and GND of IC.



# **Absolute Maximum Ratings**

 $(Ta = 25^{\circ}C)$ 


| ltem                             | Symbol    | Rating      | Unit | Note |  |
|----------------------------------|-----------|-------------|------|------|--|
| Operating power supply voltage 1 | Vcc1      | 19          | V    |      |  |
| Operating power supply voltage 2 | Vcc2      | 24          | V    | 1    |  |
| Peak voltage                     | Vcc(PEAK) | 50          | V    | 2    |  |
| Power dissipation                | Pd        | 36          | W    | 3    |  |
| Junction temperature             | Тј        | 150         | °C   |      |  |
| Operating temperature            | Topr      | -40 to +85  | °C   |      |  |
| Storage temperature              | Tstg      | -55 to +125 | °C   |      |  |

Notes: Recommended power supply voltage range 10 to 16 V.

1. Applied time is less than 60 s.

2. Surge pulse as input.

3. Ta = 25°C. : Permissible power dissipation when using a heat sink of infinite area. Refer to the derating curves below.






# **Electrical Characteristics**

| ltem                                 |                                     | Symbol | Min       | Тур  | Max   | Unit     | Test Condition                              |
|--------------------------------------|-------------------------------------|--------|-----------|------|-------|----------|---|
| Standby current                      |                                     | IST    | _         | 65   | 100   | μA       | CTL1, 2, 3, 4 = 0 V                         |
| CTL1 L level (DSP, AUDIO, CD OFF)    |                                     | VC1L   | 0.0       |      | 1.0   | V        |   |
| CTL1 M level (DSP, AUDIO ON, CD OFF) |                                     | VC1M   | 2.0       | _    | 3.0   | V        |   |
| CTL1 H level (DSP, AUDIO, CD ON)     |                                     | VC1H   | 4.0       | _    | 6.0   | V        |   |
| CTL2 L level (EXT OFF)               |                                     | VC2L   | 0.0       | _    | 2.0   | V        |   |
| CTL2 H level (EXT ON)                |                                     | VC2H   | 3.0       | _    | 6.0   | V        |   |
| CTL3 L le                            | evel (ILM OFF)                      | VC3L   | 0.0       |      | 2.0   | V        |   |
|                                      | evel (ILM ON)                       | VC3H   | 3.0       | _    | 6.0   | V        |   |
| CTL4 L level (FREG OFF)              |                                     | VC4L   | 0.0       | _    | 2.0   | V        |   |
|                                      | evel (FREG ON)                      | VC4H   | 3.0       | _    | 6.0   | V        |   |
| VDD                                  | Output voltage                      | Vo1    | 4.75      | 5.00 | 5.25  | V        | lo1 = 160 mA                                |
| OUT                                  | Voltage regulation                  | ΔVo11  | _         | 10   | 50    | mV       | Vcc = 10 to 16 V, lo1 = 160 mA              |
|                                      | Load regulation                     | ΔVo12  |           | 50   | 100   | mV       | lo1 = 0 to 160 mA                           |
|                                      | Minimum I/O voltage                 | ΔVo13  |           | 0.4  | 0.9   | V        | lo1 = 160  mA                               |
|                                      | differential                        | 20010  |           | 0.4  | 0.0   | v        |   |
|                                      | Output current capacity             | lo1    | 200       | 400  | _     | mA       | Vo1 ≥ 4.75 V                                |
|                                      | Ripple rejection ratio              | SVR1   | 45        | 55   | _     | dB       | f = 100 Hz, lo1 = 160 mA                    |
| CD                                   | Output voltage                      | Vo2    | 7.6       | 8.0  | 8.4   | V        | lo2 = 1.0  A                                |
| OUT                                  | Voltage regulation                  | ΔVo21  |           | 40   | 100   | mV       | Vcc = 10 to 16V, lo2 = 1.0 A                |
|                                      | Load regulation                     | ΔV021  | _         | 70   | 150   | mV       | lo2 = 10  to  1000, lo2 = 1.0  A            |
|                                      | Minimum I/O voltage                 | ΔV022  |           | 1.0  | 1.5   | V        | lo2 = 1.0  A                                |
|                                      | differential                        | 4025   |           | 1.0  | 1.5   | v        | 102 - 1.0 A                                 |
|                                      | Output current capacity             | lo2    | 1.3       | 2.0  | _     | mA       | Vo2 ≥ 7.6 V                                 |
|                                      | Ripple rejection ratio              | SVR2   | 40        | 50   |       | dB       | f = 100 Hz, lo2 = 1.0 A                     |
| AUDIO                                | Output voltage                      | Vo3    | 8.1       | 8.4  | 8.7   | V        | lo3 = 400  mA                               |
| OUT                                  | Voltage regulation                  | ΔVo31  | 0.1       | 30   | 90    | mV       | Vcc = 10 to 16 V, lo3 = 400 mA              |
|                                      | Load regulation                     | ΔV031  |           | 100  | 200   | mV       | lo3 = 10  to  400  mA                       |
|                                      | Minimum I/O voltage                 | ΔV032  |           | 0.4  | 0.9   | V        | 103 = 1010400  mA                           |
|                                      | differential                        | AV033  |           | 0.4  | 0.9   | v        | 103 = 400 MA                                |
|                                      | Output current capacity             | lo3    | 500       | 850  | _     | mA       | Vo3 ≥ 8.1 V                                 |
|                                      | Ripple rejection ratio              | SVR3   | 45        | 50   | _     | dB       | f = 100 Hz, lo3 = 400 mA                    |
| DSP                                  | Output voltage                      | Vo4    | 3.1       | 3.3  | 3.5   | V        | 104 = 200  mA                               |
| OUT                                  | Voltage regulation                  | ΔVo41  | 0.1       | 40   | 100   | mV       | Vcc = 10  to  16  V,  lo4 = 200  mA         |
|                                      | Load regulation                     | ΔV041  |           | 50   | 100   | mV       | lo4 = 0 to 200 mA                           |
|                                      | Output current capacity             | lo4    | 250       | 500  | 100   | mA       | Vo4 ≥ 3.1 V                                 |
|                                      | Ripple rejection ratio              | SVR4   | 45        | 55   |       | dB       | f = 100 Hz, lo4 = 200 mA                    |
|                                      |                                     | Vo5    | 45<br>8.0 | 8.4  |       | UB<br>V  | 1 = 100  Hz, 104 = 200  HA<br>105 = 400  mA |
| ILM<br>OUT                           | Output voltage                      |        | 0.0       |      | 8.8   |          |   |
| 001                                  | Voltage regulation                  | ΔVo51  |           | 40   | 100   | mV       | Vcc = 10  to  16  V,  lo5 = 400  mA         |
|                                      | Load regulation                     | ΔVo52  |           | 70   | 150   | mV       | lo5 = 10 to 400 mA                          |
|                                      | Minimum I/O voltage<br>differential | ∆Vo53  | _         | 1.0  | 1.3   | V        | lo5 = 400 mA                                |
|                                      | Output current capacity             | lo5    | 500       | 900  |       | m ^      |   |
|                                      |                                     | lo5    | 500       |      | —     | mA<br>dB | $V_{05} \ge 8.0 V$                          |
| EVT                                  | Ripple rejection ratio              | SVR5   | 40        | 50   | - 1.0 | dB       | f = 100  Hz, 105 = 400  mA                  |
| EXT<br>OUT                           | Minimum I/O voltage<br>differential | ∆Vo61  |           | 0.6  | 1.0   | V        | Vcc = 10 to 16 V, lo6 = 480 mA              |
|                                      | Output current capacity             | lo6    | 600       | 900  |       | mA       | Vo61 ≤ 1.0 V                                |
| FREG                                 | FREG_F Output voltage               | VFF7   | 1.20      | 1.26 | 1.32  | V        | lload (external PNP) = 400 mA               |
| FREG<br>OUT                          |                                     |        | 1.20      |      |       |          | , ,   |
|                                      | FREG_F Voltage regulation           | ΔVFF71 |           | 10   | 25    | mV       | Vcc = 10 to 16 V, Iload = 400 mA            |
|                                      | FREG_F Load regulation              | ΔVFF72 | -         | 10   | 25    | mV       | Iload = 10 to 400 mA                        |
|                                      | FREG_B Output current<br>capacity   | IFB7   | 35        | 50   | 80    | mA       | VFF ≥ 1.20 V                                |
|                                      | FREG_F input bias current           | IFF7   |           | 50   | 300   | nA       |   |




# **Evaluation Circuit**







# **Main Characteristics**









































# Handling Cautions (SP-15TGV Package)

### Mounting

- 1. For mounting the package on the heat sink, 4 to 8 kg·cm of screwing-torque is recommended; excessive torque will cause device deformation, resulting in pellet-crack, connector-lead-wire-breaking, etc., and too less torque will increase the heat resistance.
- 2. The use of screws needs the following cautions.
  - 1) Use the standardized binding-head screws.
  - 2) Ova counter-sunk screws, subjecting the IC to intense stress, must not be used.
  - 3) To the use of tapping screws the cautions for binding torque strength must be applied.
  - 4) Use a tapping screw diameter smaller than an IC mounting-hole.




- 3. In IC binding, metal-fittings striking on the plastic of the IC may cause characteristics-deterioration or packagecrack.
- 4. Poor flatness of heat sink sometimes prevents effective heat-sinking or subjects the IC surface to intense stress, causing characteristics-deterioration or package-crack.
  - 1) 0.1 mm max. of heat-sink flatness error for the contact area (14.3 mm  $\times$  19.66 mm) will be tolerated.
  - 2) Contact-surface ruggedness should be finished in  $\nabla \nabla$  grade.
  - 3) For aluminum, copper, or iron plates, check them for no burr and mold them for screw-holes.
  - 4) Cutting chips between the IC header and the heat sink will cause heat-sinking deterioration.
  - 5) The heat-sink hole diameter should not exceed 4.0 mm.
- 5. As silicone grease, the Shin-Etsu Chemical Industry G746 is recommended. Coarse or an excessive amount of grease may cause intensive stress to the IC, when binding.
- 6. Do not Screw the IC on the heat sink after soldering the lead wires on the printed circuit board (PCB). If the IC is screwed after the lead wires are soldered on the PCB then characteristics of the IC may deteriorate in the cause of large strain concentrate to the lead wires because of dimension-difference of the PCB and the heat sink.
- Do not solder of lead wires to the header of the IC on direct. If you solder direct then the IC life characteristics will deteriorate remarkably with bad-influence on the die.
   For the method and conditions of lead-wire forming, users are requested to contact the vendor.




8. Header of IC (TAB) have to connect to GND.

For mounting the header of IC on the heat sink with the screw, heat sink have to connect to GND. When header of IC mount with heat sink with holding parishes conductive material, holding parts have to connect to GND. At this time, the holding parts mount with heat sink with the screw, or it must connect to header of IC. If users have question or request, please contact the vendor.



Example of Recommendation about the Method of Connecting Header of IC to GND

### Bad example



9. Soldering should be done within the soldering heat test standard of the IC, specifying that the lead wires, up to 1 to 1.5 mm off the IC body, are kept in solder at 260°C for 10 seconds (2 or less times) and at 350°C for 3 seconds. Therefore give careful consideration in order to do not exceed the condition. In a soldering iron is used, use a soldering iron grounded and do not leak at the tip.

### Characteristics

- 1. When there may be the mode which VB, VBUP or GND, and each output reverse with a normal potential state in application, it recommends attaching a diode for IC protection. When outputting the terminal of IC to the direct set exterior, a diode is required in order to protect IC from incorrect contact on a battery and a GND line. Especially EXTOUT is required.
- 2. In the parts shown in external part lineup, the value of a capacitor is the minimum value required in order to secure the oscillation stability of IC. Please use the capacitor independent of temperature and bias. Moreover, please use the capacitor whose ESR is  $10 \Omega$  or less in the operating temperature range.



# Protections

1. Overvoltage protection circuit

The overvoltage protection circuit (surge protector) turns off all outputs without Vdd, when VB voltage is more than about 21 V.

And the overvoltage protection circuit (surge protector) turns off Vdd output with other all outputs, when VB voltage is more than about 26 V.

The VB  $\geq$  18 V condition, the stand by current increases.

2. Overcurrent protection circuit

FREG\_B (pin 2), ILM OUT (pin 4), CD OUT (pin 6), DSP OUT (pin 7), AUDIO OUT (pin 10), EXT OUT (pin 12), VDD OUT (pin 14) output circuits are built-in overcurrent protection circuit, based on the respective output current.

3. Thermal protection circuit

A built-in thermal protection circuit (TSD: Thermal Shut Down) prevents thermal damage to the IC. All outputs except VDD (pin 14) and FREG (pin 2, 3) are switched off when the circuit operates, revert to the original state when the temperature drops to a certain level.

4. FREG operation

FREG function needs external PNP transistor, feedback resistor, stability capacitor. If the external transistor become saturation level, the base current depend on IC specification, that is FREG\_B (pin 2) maximum current specification.

- 5. We recommend to mount a bypass diode in your application if there is a mode where potential difference between each output and VB (pin 8), VBUP (pin 15) or GND (pin 1) is reversed from the normal state.
- 6. Header of IC (TAB) have to connect to GND.


For mounting the header of IC on the heat sink with the screw, heat sink have to connect to GND. When header of IC mount with heat sink with holding parts (use conductive material), holding parts have to connect to GND. At this time, the holding parts mount with heat sink with the screw, or it must connect to header of IC. If users have question or request, please contact the vendor.

- 7. Soldering should be done within the soldering heat test standard of the IC, specifying that the lead wires, up to 1 to 1.5 mm off the IC body, are kept in solder at 260°C for 10 s and at 350°C for 3 s. Therefore give careful consideration in order to do not exceed the condition. In a soldering iron is used, use a soldering iron grounded and do not leak at the tip.
- 8. To keep stability regulation

The stability capacitor should be no temperature dependability and no bias voltage dependability. ESR level should be bellow 10 W all temperature range.



# **Package Dimensions**





### Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- <section-header>

   Panetase Decomponency of the best product of the segment of any intellectual property or other integers of the information in this document, our grants any license to any information in this document, our grants any license to any intellectual property or other rights arising out of the use of any information in this document.

   2. Resease shall have to liability for damages or infragment of any intellectual property or other rights arising out of the use of any information in this document.

   3. Resease shall have to liability for damages or infragment of any intellectual property or other rights arising out of the use of any information in this document.

   4. All information included in the document of the propose of milds are products or the terphology described in this document for the purpose of milds use. Whow reneases control is the date this describes of the terphology described in this document for the purpose of milds are products or the terphology described in the robust of the purpose of milds use. Whow reneases control is the date thin formation included in the document such as product date. diagrams, charts, programs, algorithms, and application circult examples, is current as of the date this document, but are base as the discober dhough our weekles. (http://www.renease.org)

   0. Resease has used reasonable care in compiling the information in this document, but are base as such as the discober dhough our weekles. (http://www.renease.org)

   0. Who the exception of products specified by Reneases as sukes to for adormation in this document.

   0. Statist different terpes of the use of any control the specification and use of the use statist of the application.

   0. Statist different terpes dote milds use. Whow reneases conducts.
  </tr



### **RENESAS SALES OFFICES**

Refer to "http://www.renesas.com/en/network" for the latest and detailed information

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology Singapore Pte. Ltd. 1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510

http://www.renesas.com