

2-Phase Stepper-Motor Driver


TLE 4728 G

Bipolar-IC

Overview

Features

- 2 × 0.7 amp. full bridge outputs
- Integrated driver, control logic and current control (chopper)
- Fast free-wheeling diodes
- Max. supply voltage 45 V
- · Output stages are free of crossover current
- Offset-phase turn-ON of output stages
- All outputs short-circuit proof
- Error-flag for overload, open load, overtemperature
- SMD package P-DSO-24-3



Туре	Ordering Code	Package
TLE 4728 G	Q67006-A9077	P-DSO-24-9

Description

TLE 4728 G is a bipolar, monolithic IC for driving bipolar stepper motors, DC motors and other inductive loads that operate by constant current. The control logic and power output stages for two bipolar windings are integrated on a single chip which permits switched current control of motors with 0.7 A per phase at operating voltages up to 16 V.

The direction and value of current are programmable for each phase via separate control inputs. A common oscillator generates the timing for the current control and turn-on with phase offset of the two output stages. The two output stages in full-bridge configuration include fast integrated free wheeling diodes and are free of crossover current. The device can be driven directly by a microprocessor in several modes by programming phase direction and current control of each bridge independently.

With the two error outputs the TLE 4728 G signals malfunction of the device. Setting the control inputs high resets the error flag and by reactivating the bridges one by one the location of the error can be found.






Figure 1 Pin Configuration (top view)



Pin Definitions and Functions

Pin No.	Function							
1, 2, 23, 24	Digital control i particular phase.	•	ignitude of the current of the					
	I_{set} = 450 mA wi	th $R_{\rm sense}$ = 1 Ω						
	IX1 IX0	Phase Current	Example of Motor Status					
	н н	0	No current ¹⁾					
	H L	$0.155 imes I_{ m set}$	Hold					
	L H	I_{set}	Normal mode					
	L L	$1.55 \times I_{\text{set}}$	Accelerate					
	1) "No current" in below 3 mA	ooth bridges inhibits the circuit an	d current consumption will sink					
3	H-potential the p	Input phase 1; controls the current through phase winding 1. On H-potential the phase current flows from Q11 to Q12, on L-potential in the reverse direction.						
5 8, 17 20	Ground; all pins	are connected at leadfrar	me internally.					
4	Oscillator; work 2.2 nF.	s at approx. 25 kHz if this p	oin is wired to ground across					
10	Resistor R_1 for s	sensing the current in pha	se 1.					
9, 12	Push-pull outpu	uts Q11, Q12 for phase 1 v	vith integrated free-wheeling					
11		c capacitor of at least 47 μ	as possible to the IC, with a μF in parallel with a ceramic					
14	·	signals with "low" the erro	rs: short circuit to ground of					
13, 16	Push-pull outpu	Push-pull outputs Q22, Q21 for phase 2 with integrated free-wheeling						



Pin Definitions and Functions (cont'd)

Pin No.	Function
21	Error 1 output ; signals with "low" the errors: open load or short circuit to + $V_{\rm S}$ of one or more outputs or short circuit of the load or overtemperature.
22	Input phase 2; controls the current flow through phase winding 2. On H-potential the phase current flows from Q21 to Q22, on L-potential in the reverse direction.




Figure 2 Block Diagram



Absolute Maximum Ratings

 $T_{\rm i}$ = - 40 to 150 °C

Parameter	Symbol	Limit Values		Unit	Remarks
		min.	max.		
Supply voltage	V_{S}	- 0.3	45	V	_
Error outputs	V_{Err}	- 0.3	45	V	_
	I_{Err}	_	3	mA	_
Output current	I_{Q}	– 1	1	А	_
Ground current	I_{GND}	- 2	_	А	_
Logic inputs	V_{IXX}	– 15	15	V	IXX; Phase 1, 2
Oscillator voltage	V_{OSC}	- 0.3	6	V	_
R_1 , R_2 input voltage	V_{RX}	- 0.3	5	V	_
Junction temperature	T_{i}	_	125	°C	_
	T_{j}	-	150	°C	Max. 10,000 h
Storage temperature	$T_{ m stg}$	- 50	125	°C	_
Thermal resistances					
Junction-ambient	R_{thja}	_	75	K/W	_
Junction-ambient	R_{thja}	_	50	K/W	_
(soldered on a 35 μm thick	, , , , , ,				
20 cm ² PC board copper					
area)					
Junction-case	R_{thjc}	_	15	K/W	Measured on pin 5

Note: Stresses above those listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



Operating Range

Parameter	Symbol	Limit Values		Limit Values		Limit Values		Unit	Remarks
		min.	max.						
Supply voltage	V_{S}	5	16	V	_				
Case temperature	T_{C}	- 40	110	°C	Measured on pin 5 $P_{\text{diss}} = 2 \text{ W}$				
Output current	I_{Q}	- 800	800	mA	_				
Logic inputs	V_{IXX}	- 5	6	V	IXX; Phase 1, 2				
Error outputs	V_{Err}	_	25	V	_				
	I_{Err}	0	1	mΑ	_				

Note: In the operating range, the functions given in the circuit description are fulfilled.

For details see next four pages.

These parameters are not 100% tested in production, but guaranteed by design.

Characteristics

 $V_{\rm S}$ = 6 to 16 V; $T_{\rm j}$ = - 40 to 130 °C

Parameter	Symbol	Limit Values		Unit	Test Condition	
		min.	typ.	max.		
Current Consumption						
From + $V_{\rm S}$	I_{S}	0.8	1.7	2.7	mA	IXX = H
From + $V_{\rm S}$	I_{S}	20	30	50	mA	IXX = L;
<u> </u>						$I_{Q1, 2} = 0 \text{ A}$
Oscillator						
Output charging current	I_{OSC}	90	120	135	μΑ	_
Charging threshold	$V_{\sf OSCL}$	8.0	1.3	1.9	V	_
Discharging threshold	V_{OSCH}	1.7	2.3	2.9	V	_
Frequency	$f_{\sf OSC}$	18	24	30	kHz	$C_{\rm OSC} = 2.2 \rm nF$



Characteristics (cont'd)

 $V_{\rm S}$ = 6 to 16 V; $T_{\rm j}$ = - 40 to 130 $^{\circ}{\rm C}$

Parameter	Symbol	Lir	Limit Values		Unit	Test Condition		
		min.	typ.	max.				
Phase Current ($V_s = 9 \dots 16 \text{ V}$)								
Mode "no current" Voltage threshold of current Comparator at R_{sense} in mode:	I_{Q}	-2	0	2	mA	IX0 = H; IX1 = H		
Hold	V_ch	40	70	100	mV	IX0 = L; IX1 = H		
Setpoint	$V_{\sf cs}$	410	450	510	mV	IX0 = H; IX1 = L		
Accelerate	V_{ca}	630	700	800	mV	IX0 = L; IX1 = L		
Logic Inputs (IX1; IX0; Phase X)								
Threshold	V_{l}	1.2	1.7	2.2	V	_		
Hysteresis	V_{IHy}	-	50	-	mV	_		
L-input current	I_{IL}	– 10	– 1	1	μΑ	$V_1 = 1.2 \text{ V}$		
L-input current	I_{IL}	– 100	- 20	- 5	μΑ	$V_1 = 0 \text{ V}$		
H-input current	I_{IH}	– 1	0	10	μΑ	$V_{\rm I}$ = 5 V		
Error Outputs								
Saturation voltage	V_{ErrSat}	50	200	500	mV	$I_{\rm Err}$ = 1 mA		
Leakage current	I_{ErrL}	_	_	10	μΑ	$V_{\rm Err}$ = 25 V		
Thermal Protection								
Shutdown	T_{jsd}	140	150	160	°C	$I_{\text{Q1, 2}} = 0 \text{ A}$		
Prealarm	$T_{\rm jpa}$	120	130	140	°C	$V_{Err}^{rr} = L$		
Delta	$\Delta T_{\rm i}$	10	20	30	K	$\Delta T_{\rm i} = T_{\rm isd} - T_{\rm ipa}$		



Characteristics (cont'd)

 $V_{\rm S}$ = 6 to 16 V; $T_{\rm i}$ = - 40 to 130 °C

Parameter	Symbol	Limit Values		Unit	Test Condition	
		min.	typ.	max.		

Power Outputs

Diode Transistor Sink Pair

(D13, T13; D14, T14; D23, T23; D24, T24)

Saturation voltage	V_{satI}	0.1	0.3	0.5	V	$I_{\rm O} = -0.45 {\rm A}$
Saturation voltage	V_{satI}	0.2	0.5	0.8	V	$I_{\rm O} = -0.7 {\rm A}$
Reverse current	I_{RI}	500	1000	1500	μΑ	$V_{\rm S} = V_{\rm Q} = 40 \text{ V}$
Forward voltage	V_{FI}	0.6	0.9	1.2	V	$I_{\rm Q} = 0.45 {\rm A}$
Forward voltage	V_{FI}	0.7	1	1.3	V	$I_{\rm Q} = 0.7 {\rm A}$

Diode Transistor Source Pair

(T11, D11; T12, D12; T21, D21; T22, D22)

, , , , ,	, ,					
Saturation voltage	V_{satuC}	0.6	1	1.2	V	$I_{\rm Q}$ = 0.45 A;
Saturation voltage	V_{satuD}	0.1	0.3	0.6	V	charge
						$I_{\rm Q} = 0.45 {\rm A};$
Saturation voltage	V_{satuC}	0.7	1.2	1.5	V	discharge
Saturation voltage	V_{satuD}	0.2	0.5	8.0	V	$I_{\rm Q}$ = 0.7 A; charge
						$I_{\rm Q} = 0.7 {\rm A};$
Reverse current	I_{Ru}	400	800	1200	μΑ	discharge
Forward voltage	V_{Fu}	0.7	1	1.3	V	$V_{\rm S} = 40 {\rm V},$
Forward voltage		8.0	1.1	1.4	V	$V_{\rm O} = 0 \text{ V}$
Diode leakage current	7	0	3	10	mΑ	$I_{\rm O} = -0.45 {\rm A}$
						$I_{\rm O} = -0.7 {\rm A}$
						$I_{\rm F} = -0.7 {\rm A}$
G	V_{Fu} I_{SL}				_	$V_{\rm Q} = 0 \text{ V}$ $I_{\rm Q} = -0.45 \text{ A}$ $I_{\rm Q} = -0.7 \text{ A}$

Error Output Timing

Time Phase X to IXX	t_{Pl}	_	5	15	μS	_
Time IXX to Phase X	t_{IP}	_	12	_	μS	_
Delay Phase X to Error 2	t_{PEsc}	_	45	80	μS	_
Delay Phase X to Error 1	t_{PEol}	_	15	30	μS	_
Delay IXX to Error 2	t_{IEsc}	_	30	60	μS	_
Reset delay after Phase X	t_{RP}	_	3	10	μS	_
Reset delay after IXX	t_{RI}	-	1	5	μS	_



Diagrams

Timing between IXX and Phase X to prevent setting the error flag Operating conditions:

+
$$V_{\rm S}$$
 = 14 V, $T_{\rm j}$ = 25 °C, $I_{\rm err}$ = 1 mA, load = 3.3 mH, 1 Ω




Figure 3





Figure 4

Data Sheet 9 2004-03-01



This time strongly depends on + $V_{\rm S}$ and inductivity of the load, see diagram below.

Time t_{IP} versus Load Inductivity



Propagation Delay of the Error Flag

Operating conditions:

+
$$V_{\rm S}$$
 = 14 V, $T_{\rm j}$ = 25 °C, $I_{\rm err}$ = 1 mA, load = 3.3 mH, 1 Ω




Figure 5






Figure 6






Figure 7









typ. t_{RP} : 3 $\mu \mathsf{s}$

Figure 8






typ. t_{RI} : 1 μ s


Figure 9




Quiescent Current $I_{\rm S}$ versus Supply Voltage $V_{\rm S}$; bridges not chopping; $T_{\rm j}$ = 25 °C




Quiesc. Current I_S versus Junct. Temp. T_j ; bridges not chopping, $V_{\rm S}$ = 14 V



Oscillator Frequency $f_{\rm Osc}$ versus Junction Temperature $T_{\rm j}$




Output Current I_{QX} versus Junction Temperature T_i







Output Saturation Voltages V_{sat} versus Output Current I_{Q}




Forward Current $I_{\rm F}$ of Free-Wheeling Diodes versus Forward Voltages $V_{\rm F}$



Typical Power Dissipation P_{tot} versus Output Current I_{Q} (non stepping)




Permissible Power Dissipation $P_{\rm tot}$ versus Case Temp. $T_{\rm C}$ (measured at pin 5)






Input Characteristics of $I_{\rm XX}$, Phase X



Output Leakage Current








Figure 10 Application Circuit




Figure 11 Test Circuit






Figure 12 Full Step Operation






Figure 13 Half Step Operation






Figure 14 Current Control in Chop-Mode






Figure 15 Phase Reversal and Inhibit



Calculation of Power Dissipation

The total power dissipation P_{tot} is made up of

saturation losses P_{sat} (transistor saturation voltage and diode forward

voltages),

quiescent losses P_q (quiescent current times supply voltage) and

switching losses P_s (turn-ON / turn-OFF operations).

The following equations give the power dissipation for chopper operation without phase reversal. This is the worst case, because full current flows for the entire time and switching losses occur in addition.

where

$$P_{\text{sat}} \cong I_{\text{N}} \left\{ V_{\text{satI}} \times d + V_{\text{Fu}} \left(1 - d \right) + V_{\text{satuC}} \times d + V_{\text{satuD}} \left(1 - d \right) \right\}$$
 $P_{\text{g}} = I_{\text{g}} \times V_{\text{S}}$

$$P_{q} \cong \frac{V_{S}}{T} \left\{ \frac{i_{D} \times t_{DON}}{2} + \frac{(i_{D} + i_{R}) \times t_{ON}}{4} + \frac{I_{N}}{2} (t_{DOFF} + t_{OFF}) \right\}$$

 I_N = nominal current (mean value)

 I_{a} = quiescent current

 i_D = reverse current during turn-on delay

 $P_{\text{tot}} = 2 \times P_{\text{sat}} + P_{\text{d}} + 2 \times P_{\text{s}}$

 i_{R} = peak reverse current

 $t_{\rm p}$ = conducting time of chopper transistor

 t_{ON} = turn-ON time t_{OFF} = turn-OFF time t_{DON} = turn-ON delay t_{DOFF} = turn-OFF delay T = cycle duration d = duty cycle t_{p} / T

 V_{satl} = saturation voltage of sink transistor (TX3, TX4)

 $V_{\rm satuC}$ = saturation voltage of source transistor (TX1, TX2) during charge cycle $V_{\rm satuD}$ = saturation voltage of source transistor (TX1, TX2) during discharge cycle

 V_{Fu} = forward voltage of free-wheeling diode (DX1, DX2)

 $V_{\rm S}$ = supply voltage






Figure 16




Figure 17 Voltage and Current on Chopper Transistor



Application Hints

The TLE 4728 G is intended to drive both phases of a stepper motor. Special care has been taken to provide high efficiency, robustness and to minimize external components.

Power Supply

The TLE 4728 G will work with supply voltages ranging from 5 V to 16 V at pin $V_{\rm S}$. Surges exceeding 16 V at $V_{\rm S}$ wont harm the circuit up to 45 V, but whole function is not guaranteed. As soon as the voltage drops below approximately 16 V the TLE 4728 G works promptly again.

As the circuit operates with chopper regulation of the current, interference generation problems can arise in some applications. Therefore the power supply should be decoupled by a 0.1 μF ceramic capacitor located near the package. Unstabilized supplies may even afford higher capacities.

Current Sensing

The current in the windings of the stepper motor is sensed by the voltage drop across $R_{\rm sense}$. Depending on the selected current internal comparators will turn off the sink transistor as soon as the voltage drop reaches certain thresholds (typical 0 V, 0.07 V, 0.45 V and 0.7 V). These thresholds are not affected by variations of $V_{\rm S}$. Consequently unstabilized supplies will not affect the performance of the regulation. For precise current level it must be considered, that internal bounding wire (typ. 60 m Ω) is a part of $R_{\rm sense}$.

Due to chopper control fast current rises (up to 10 A/ μ s) will occur at the sensing resistors. To prevent malfunction of the current sensing mechanism $R_{\rm sense}$ should be pure ohmic. The resistors should be wired to GND as directly as possible. Capacitive loads such as long cables (with high wire to wire capacity) to the motor should be avoided for the same reason.

Synchronizing Several Choppers

In some applications synchrone chopping of several stepper motor drivers may be desirable to reduce acoustic interference. This can be done by forcing the oscillator of the TLE 4728 G by a pulse generator overdriving the oscillator loading currents (approximately \pm 120 $\mu A). In these applications low level should be between 0 V and 0.8 V while high level should between 3 V and 5 V.$

Optimizing Noise Immunity

Unused inputs should always be wired to proper voltage levels in order to obtain highest possible noise immunity.

To prevent crossconduction of the output stages the TLE 4728 G uses a special break before make timing of the power transistors. This timing circuit can be triggered by short glitches (some hundred nanoseconds) at the phase inputs causing the output stage to become high resistive during some microseconds. This will lead to a fast current decay

Data Sheet 23 2004-03-01



during that time. To achieve maximum current accuracy such glitches at the phase inputs should be avoided by proper control signals.

To lower EMI a ceramic capacitor of max. 3 nF is advisable from each output to GND.

Thermal Shut Down

To protect the circuit against thermal destruction, thermal shut down has been implemented.

Error Monitoring

The error outputs signal corresponding to the logic table the errors described below.

Logic Table

Kir	nd of Error	Error Output					
		Error 1	Error 2				
a)	No error	Н	Н				
b)	Short circuit to GND	Н	L				
c)	Open load 1)	L	Н				
d)	b) and c) simultaneously	Н	L				
e)	Temperature pre-alarm	L	L				

¹⁾ Also possible: short circuit to + V_s or short circuit of the load.

Overtemperature is implemented as pre-alarm; it appears approximately 20 K before thermal shut down. To detect an **open load**, the recirculation of the inductive load is watched. If there is no recirculation after a phase change-over, an internal error flipflop is set. Because in most kinds of **short circuits** there won't flow any current through the motor, there will be no recirculation after a phase change-over, and the error flipflop for open load will be set, too. Additionally an **open load error** is signaled after a phase change-over during hold mode.

Only in the case of a **short circuit to GND**, the most probably kind of a short circuit in automotive applications, the malfunction is signaled dominant (see d) in logic table) by a separate error flag. Simultaneously the output current is disabled after 30 μ s to prevent disturbances.

A phase change-over or putting both current control inputs of the affected bridge on high potential resets the error flipflop. Being a separate flipflop for every bridge, the error can be located in easy way.



Package Outlines

P-DSO-24-9 (Plastic Dual Small Outline Package) 0.35 x 45° 7.6 -0.2 0.4 +0.8 1.27 0.35 +0.15 2) △ 0.1 ⊕ 0.2 24x 10.3 ± 0.3 15.6 _{-0.4} 1) Index Marking $^{1)}$ Does not include plastic or metal protrusion of 0.15 max. per side $^{2)}$ Lead width can be 0.61 max. in dambar area

Sorts of Packing

Package outlines for tubes, trays etc. are contained in our Data Book "Package Information".

SMD = Surface Mounted Device

Dimensions in mm

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.